

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/708,316	02/24/2004	Zachary E. Berndlmaier	BUR920030156US1	2315	
29154 FREDERICK	7590 08/09/2007 W GIBB III	EXAMINER		INER	
Gibb & Rahman, LLC			SIDDIQUI, SA	SIDDIQUI, SAQIB JAVAID	
2568-A RIVA ROAD SUITE 304			ART UNIT	PAPER NUMBER	
ANNAPOLIS,	ANNAPOLIS, MD 21401		2117		
•	·			•	
			MAIL DATE	DELIVERY MODE	
			08/09/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

·	Application No.	Applicant(s)				
	10/708,316	BERNDLMAIER ET AL.				
Office Action Summary	Examiner	Art Unit				
	Saqib J. Siddiqui	2117				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DATE of the state of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  If NO period for reply is specified above, the maximum statutory period we failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION (6) In no event, however, may a reply be time till apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status		•				
1) Responsive to communication(s) filed on 10 Ma	Responsive to communication(s) filed on 10 May 2007.					
2a)⊠ This action is <b>FINAL</b> . 2b)☐ This	This action is <b>FINAL</b> . 2b) ☐ This action is non-final.					
3) Since this application is in condition for allowan	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-10 and 12-28</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-10 &amp; 12-28</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers		•				
9) The specification is objected to by the Examine	•					
· — · · · · · · · · · · · · · · · · · ·	•	ov the Evaminer				
10) The drawing(s) filed on <u>05 April 2004</u> is/are: a) accepted or b) objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
		· ·				
Replacement drawing sheet(s) including the correction		·				
11) The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form P1O-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents	s have been received.					
2. Certified copies of the priority documents	s have been received in Applicati	on No				
3. Copies of the certified copies of the prior	ity documents have been receive	ed in this National Stage				
application from the International Bureau	(PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list of	of the certified copies not receive	ed.				
	•					
Attachment(s)						
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date						
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Paper No(s)/Mail Date  5) Notice of Informal Patent Application (PTO-152)  6) Other:						
	· · · · · · · · · · · · · · · · · · ·					

Art Unit: 2117

#### **DETAILED ACTION**

Applicant's response was received and entered May 10, 2007.

- Claims 1-10 and 12-28 are pending.
- Claims 1, 8, 15 and 22 are amended.
- Claim 11 has been canceled.

### Response to Amendment

Applicant's arguments with respect to claims 1-28 filed May 10, 2007 have been considered but they are not persuasive with respect to Waite and Zorian. All other rejections are withdrawn. The Examiner would like to point out that this action is made final (See MPEP 706.07a).

Applicant contends that the prior art of record does not teach "the autonomously self-monitoring and self-correcting integrated circuit." The Examiner respectfully disagrees.

In response to applicant's arguments, the recitation the autonomously self-monitoring and self-correcting integrated circuit has not been given patentable weight because the recitation occurs in the preamble. A preamble is generally not accorded any patentable weight where it merely recites the purpose of a process or the intended use of a structure, and where the body of the claim does not depend on the preamble for completeness but, instead, the process steps or structural limitations are able to stand alone. See *In re Hirao*, 535 F.2d 67, 190 USPQ 15 (CCPA 1976) and *Kropa v. Robie*, 187 F.2d 150, 152, 88 USPQ 478, 481 (CCPA 1951).

**Art Unit: 2117** 

Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references. Applicant merely recites that prior arts of record does not teach the claimed limitations as taught in specific columns, wherein as mentioned earlier the Examiner has cited particular columns and line numbers in the references as applied to the claims above for the convenience of the applicant. Although the specified citations are representative of the teachings in the art and are applied to the specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested from the applicant, in preparing the responses, to fully consider the references in entirety as potentially teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the examiner.

For instance Waite clearly recites a comparator and a controller, contrary to Applicant's assertions "According to the invention a test system provides repair information for a semiconductor memory device of the type having redundant row or column lines. The system includes a a pattern generator, first and second microprocessors, a tester subsystem including a microprocessor controller and an analysis subsystem including a computer. The tester subsystem is operable in conjunction with a probe unit to write a test pattern to the memory device under test and read binary values stored in the memory device. Comparator circuitry is coupled to the tester subsystem to provide information identifying defective cells in the memory device based on differences between the test pattern and binary values read from the memory

**Art Unit: 2117** 

device. A fail memory stores the output of the comparator circuitry. The fail memory is under the read control of the analysis subsystem computer. The analysis subsystem is coupled to read and process information read from the fail memory to designate a column or row line for replacement with a redundant line thereby removing a defect in the memory device." (column 2, lines 50-67). Similarly, Zorian mentions a comparator in claim 1.

Further, Waite mentions configuring voltage "Referring also to FIG. 1, the tester subsystem 16 comprises a microprocessor controller 26 which reads a test program out of DRAM 30 to configure address counters 32, data I/O channels 36 and voltage levels for device signal drivers 38. The controller also loads a program stored in the DRAM into a pattern generator 40. The pattern generator controls address generation by the counters 32 and data states to be written to the prober 12 for input to the device under test. The pattern generator 40 also control read operations from the device under test to provide comparator circuitry 42 with data read out of the device under test as well as expected data. Based on differences between the read data and the expected data the comparator circuitry makes a pass-fail decision to determine if any of the device memory cells are defective." (column 3, lines 44-60). Further performs testing at various voltages "The wafer 220 can be subjected to a variety of stringent conditions during testing that helps insure high memory instance 204 and SoC 202 reliability during extended voltage, temperature and frequency conditions. (column 4, liens 60-65).

Claim Rejections - 35 USC § 102

Art Unit: 2117

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

Claims 1-3, 7-10, 14-17, 21-24 and 28 are rejected under 35 U.S.C. 102(b) as being anticipated by Waite US Pat no. 5,157,664.

As per claims 1, 8, 15 and 22:

Waite teaches an autonomously self-monitoring (Figure 1 # 10) and self-correcting (Figure 1 # 10) integrated circuit device and a method of adjusting operation of an integrated device comprising: a self-testing controller (Figure 2 # 22, column 5, lines 15-21) adapted to periodically perform performance self-testing on said integrated circuit device; a comparator adapted to evaluate whether results from said self-testing are within acceptable limits (Figure 1 # 42); and a processor adapted to permanently (once fuse is blown or activated for redundant columns or rows) adjust parameters of said integrated circuit device until said results from said self-testing are within said acceptable limits (column 2, lines 60-67).

As per claims 2, 9, 16 and 23:

Waite teaches the autonomously self-monitoring (Figure 1 # 10) and self-correcting (Figure 1 # 10) integrated circuit device and a method of adjusting operation

Art Unit: 2117

of an integrated device as rejected in claim 1 above, wherein said performance selftesting comprises one or more of a built-in self test (BIST) unit (Figure 2 # 26) and a functional testing unit (abstract).

As per claims 3, 10, 17 and 24:

Waite teaches the autonomously self-monitoring (Figure 1 # 10) and self-correcting (Figure 1 # 10) integrated circuit device and a method of adjusting operation of an integrated device as rejected in claim 2 above, wherein said functional testing unit is adapted to apply functional test sequences (abstract) to said integrated circuit device until failure (Figure 1 # 34), and said comparator compares the failure frequency against predetermined limits (column 4, lines 10-40).

As per claims 7, 14, 21 and 28:

Waite teaches the autonomously self-monitoring (Figure 1 # 10) and self-correcting (Figure 1 # 10) integrated circuit device and a method of adjusting operation of an integrated device as rejected in claim 1 above, further comprising a permanent storage device adapted to maintain a history of adjustments made to said parameters by said processor (column 3, lines 30-65).

Claims 1-10 & 12-28 are rejected under 35 U.S.C. 102(e) as being anticipated by Zorian et al. US Pat no. 7,127,647 B1.

As per claims 1, 8, 15 and 22:

Zorian et al. teaches an autonomously self-monitoring (Figure 1 # 108) and self-correcting (Figure 1 # 108) integrated circuit device and a method of adjusting operation of an integrated device comprising: a self-testing controller (Figure 3 "BIST")

Art Unit: 2117

adapted to periodically perform performance self-testing on said integrated circuit device (column 5, lines 5-25); a comparator adapted to evaluate whether results from said self-testing are within acceptable limits (column 6, lines 5-35); and a processor adapted to permanently (once fuse is blown or activated for redundant columns or rows) adjust parameters of said integrated circuit device until said results from said self-testing are within said acceptable limits (column 7, lines 20-45).

As per claims 2, 9, 16 and 23:

Zorian et al. teaches the autonomously self-monitoring (Figure 1 # 108) and self-correcting (Figure 1 # 108) integrated circuit device and a method of adjusting operation of an integrated device as rejected in claim 1 above, wherein said performance self-testing comprises one or more of a built-in self test (BIST) unit (Figure 3 "BIST") and a functional testing unit (column 6, lines 20-25).

As per claims 3, 10, 17 and 24:

Zorian et al. teaches the autonomously self-monitoring (Figure 1 # 108) and self-correcting (Figure 1 # 108) integrated circuit device and a method of adjusting operation of an integrated device as rejected in claim 2 above, wherein said functional testing unit is adapted to apply functional test sequences (column 6, lines 20-25) to said integrated circuit device until failure (Figure 1 # 34), and said comparator compares the failure frequency against predetermined limits (Figure 8 # 802).

As per claims 4, 6, 13, 18, 20, 25 and 27:

Zorian et al. teaches the autonomously self-monitoring (Figure 1 # 108) and self-correcting (Figure 1 # 108) integrated circuit device and a method of adjusting operation

**Art Unit: 2117** 

of an integrated device as rejected in claim 1 above, wherein said processor adjusts said parameters by altering the voltage supplied to portions of said integrated circuit by using voltage regulators (column 4, lines 50-65).

As per claims 5, 12, 19, and 26:

Zorian et al. teaches the autonomously self-monitoring (Figure 1 # 108) and selfcorrecting (Figure 1 # 108) integrated circuit device and a method of adjusting operation of an integrated device as rejected in claim 1 above, further comprising activating electronic fuses permanently (Figure 2 # 218).

As per claims 7, 14, 21 and 28:

Zorian et al. teaches the autonomously self-monitoring (Figure 1 # 108) and selfcorrecting (Figure 1 # 108) integrated circuit device and a method of adjusting operation of an integrated device as rejected in claim 1 above, further comprising a permanent storage device adapted to maintain a history of adjustments made to said parameters by said processor (Figure 4).

## Claim Rejections - 35 USC § 103

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- Determining the scope and contents of the prior art.
- 2.3. Ascertaining the differences between the prior art and the claims at issue.
- Resolving the level of ordinary skill in the pertinent art.
- Considering objective evidence present in the application indicating obviousness or nonobviousness.

**Art Unit: 2117** 

Claims 4-6, 12-13, 18-20 and 25-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Waite US Pat no. 5,157,664, and further in view of Bartlett et al. US Pat no. 3,761,882.

As per claims 4-6, 12-13, 18-20 and 25-27:

Waite substantially teaches an autonomously self-monitoring (Figure 1 # 10) and self-correcting (Figure 1 # 10) integrated circuit device and a method of adjusting operation of an integrated device comprising: a self-testing controller (Figure 2 # 22, column 5, lines 15-21) adapted to periodically perform performance self-testing on said integrated circuit device; a comparator adapted to evaluate whether results from said self-testing are within acceptable limits (Figure 1 # 42); and a processor adapted to permanently (once fuse is blown or activated for redundant columns or rows) adjust parameters of said integrated circuit device until said results from said self-testing are within said acceptable limits (column 2, lines 60-67).

Waite does not explicitly teach the integrated circuit, further comprising electronic fuses and voltage regulators.

However, Bartlett et al. in an analogous art teaches the integrated circuit, further comprising electronic fuses wherein said processor is adapted to activate said electronic fuses to permanently change said parameters of said integrated circuit device (column 19, lines 4-15). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to understand that Waite is in fact changing voltage and activating fuses during replacement of memories, as it is a well known method used to replace faulty devices with redundant memories.

Art Unit: 2117

### Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Saqib J. Siddiqui whose telephone number is (571) 272-6553. The examiner can normally be reached on 8:00 to 4:30. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques Louis-Jacques can be reached on (571) 272-6962. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

Art Unit: 2117

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Saqtb Siddiqui Art Unit 2138 08/03/2007

SIDERVISORY PATENTER 2100 SIDERVISORY CENTER 2100